ذ ‏يA8<(ç;ن&mediatek,mt7986a-rfbmediatek,mt7986a+7MediaTek MT7986a RFB =embeddedcpus+cpu@0arm,cortex-a53JNcpuZpscihcpu@1arm,cortex-a53JNcpuZpscihcpu@2arm,cortex-a53JNcpuZpscihcpu@3arm,cortex-a53JNcpuZpscihoscillator-40mfixed-clockwbZ‡”clkxtal§psci arm,psci-0.2asmcreserved-memory+¯secmon@43000000JC¶wmcpu-reserved@4fc00000¶JOہ§+wo-emi@4fd00000JOذ¶§wo-emi@4fd40000JOش¶§wo-ilm@151e0000J€¶§wo-ilm@151f0000J€¶§wo-data@4fd80000JOط$¶§wo-dlm@151e8000J€ ¶§wo-dlm@151f8000J€ ¶§wo-boot@15194000J@¶§socsimple-bus¯+interrupt-controller@c000000arm,gic-v3PJ@ AB ½ بف§infracfg@10001000 mediatek,mt7986-infracfgsysconJ‡î§wed-pcie@10003000 mediatek,mt7986-wed-pciesysconJ0§%topckgen@1001b000 mediatek,mt7986-topckgensysconJ°‡§watchdog@1001c000mediatek,mt7986-wdtJہ½nî ûdisabled§*apmixedsys@1001e000mediatek,mt7986-apmixedsysJà‡§pinctrl@1001f000mediatek,mt7986a-pinctrl€Jًأؤâمًٌ°@gpioiocfg_rtiocfg_rbiocfg_ltiocfg_lbiocfg_triocfg_tleint(eب½لف§mmc0-pins§mux4emmc=emmc_51conf-cmd-datiDEMMC_DATA_0EMMC_DATA_1EMMC_DATA_2EMMC_DATA_3EMMC_DATA_4EMMC_DATA_5EMMC_DATA_6EMMC_DATA_7EMMC_CMDIVeeconf-clkDEMMC_CKVrfconf-ds DEMMC_DSLrfconf-rst DEMMC_RSTBVeemmc0-uhs-pins§mux4emmc=emmc_51conf-cmd-datiDEMMC_DATA_0EMMC_DATA_1EMMC_DATA_2EMMC_DATA_3EMMC_DATA_4EMMC_DATA_5EMMC_DATA_6EMMC_DATA_7EMMC_CMDIVeeconf-clkDEMMC_CKVrfconf-ds DEMMC_DSLrfconf-rst DEMMC_RSTBVeepcie-pins§mux4pcie =pcie_clkpcie_wakepcie_peresetspi-flash-pins§mux4spi=spi0spi0_wp_holdspic-pins§ mux4spi=spi1_2uart1-pins§mux4uart=uart1uart2-pins§mux4uart=uart2wf-2g-5g-pins§,mux4wifi=wf_2gwf_5gconfفDWF0_HB1WF0_HB2WF0_HB3WF0_HB4WF0_HB0WF0_HB0_BWF0_HB5WF0_HB6WF0_HB7WF0_HB8WF0_HB9WF0_HB10WF0_TOP_CLKWF0_TOP_DATAWF1_HB1WF1_HB2WF1_HB3WF1_HB4WF1_HB0WF1_HB5WF1_HB6WF1_HB7WF1_HB8WF1_TOP_CLKWF1_TOP_DATAVwf-dbdc-pins§-mux4wifi=wf_dbdcconf|DWF0_HB1WF0_HB2WF0_HB3WF0_HB4WF0_HB0WF0_HB0_BWF0_HB5WF0_HB6WF0_HB7WF0_HB8WF0_HB9WF0_HB10WF0_TOP_CLKWF0_TOP_DATAVpwm@10048000mediatek,mt7986-pwmJ€پ½‰ Œ “topmainpwm1pwm2 ûdisabledsyscon@10060000"mediatek,mt7986-sgmiisys_0sysconJ‡§"syscon@10070000"mediatek,mt7986-sgmiisys_1sysconJ‡§#rng@1020f000(mediatek,mt7986-rngmediatek,mt7623-rngJ ًŒ7“rng ûdisabledcrypto@103200007mediatek,mt7986-cryptoinside-secure,safexcel-eip97iesJ20½tuvwںring0ring1ring2ring3Œ¯3؟ûokayserial@11002000*mediatek,mt7986-uartmediatek,mt6577-uartJ ½{Œ “baudbus¯؟ûokayserial@11003000*mediatek,mt7986-uartmediatek,mt6577-uartJ0½|Œ “baudbus¯؟6ûokayضdefaultنserial@11004000*mediatek,mt7986-uartmediatek,mt6577-uartJ@½}Œ “baudbus¯؟6ûokayضdefaultنi2c@11008000mediatek,mt7986-i2c J€گ!p€€½ˆîŒ “maindma+ ûdisabledspi@1100a000)mediatek,mt7986-spi-ipmmediatek,spi-ipmJ +½Œ Œ#% “parent-clksel-clkspi-clkhclkûokayضdefaultنّflash@0 spi-nandJک–€$spi@1100b000)mediatek,mt7986-spi-ipmmediatek,spi-ipmJ°+½چ Œ$& “parent-clksel-clkspi-clkhclkûokayضdefaultن ّthermal@1100c800mediatek,mt7986-thermalJب½ٹŒ, “thermauxadc5 Acalibration-dataRhx§.adc@1100d000mediatek,mt7986-auxadcJذŒ,“mainŒ ûdisabled§usb@11200000'mediatek,mt7986-xhcimediatek,mtk-xhci J . > macippc½(Œ12/0;$“sys_ckref_ckmcu_ckdma_ckxhci_ck‍ ûokaymmc@11230000mediatek,mt7986-mmc J#آ½ڈ¯#"؟(Œ#)(*+%“sourcehclksource_cgbus_clksys_cg ûdisabledضdefaultstate_uhsن£ëآ؟خف@ىّpcie@11280000*mediatek,mt7986-pciemediatek,mt8192-pcieJ(@ pcie-mac¯‚ Npci+½¨!ے Œ4356!“pl_250mtl_26mperi_26mtop_133m‍ +pcie-phyف5`Hûokayضdefaultنinterrupt-controllerفب§t-phy@11c00000.mediatek,mt7986-tphymediatek,generic-tphy-v2¯ہ+ûokaypcie-phy@0JŒ“refV§efuse@11d00000%mediatek,mt7986-efusemediatek,efuseJذ+soc-uuid@140J@calib@274Jt§ t-phy@11e10000.mediatek,mt7986-tphymediatek,generic-tphy-v2¯ل+ûokayusb-phy@0JŒ<=“refda_refV§usb-phy@700J Œ5“refV§ usb-phy@1000JŒ<=“refda_refV§syscon@15000000mediatek,mt7986-ethsyssysconJ‡î§!wed@15010000mediatek,mt7986-wedsysconJ½حa%owo-emiwo-ilmwo-dlmwo-datawo-bootƒ§&wed@15011000mediatek,mt7986-wedsysconJ½خa%owo-emiwo-ilmwo-dlmwo-datawo-bootƒ §'ethernet@15100000mediatek,mt7986-ethJ`½ؤإئا½¾؟ہ(ںfe0fe1fe2fe3pdma0pdma1pdma2pdma3xŒ!!!!!""""####+,—“fegp2gp1wocpu1wocpu0sgmii_tx250msgmii_rx250msgmii_cdr_refsgmii_cdr_fbsgmii2_tx250msgmii2_rx250msgmii2_cdr_refsgmii2_cdr_fbnetsys0netsys1¯./؟”$+™!©"#»%ح&'ûokaymac@0mediatek,eth-macJع2500base-x§)fixed-link¹ ؤمïmac@1mediatek,eth-macJعrgmii§(fixed-link¹èمïmdio-bus+switch@0mediatek,mt7531Jُports+port@0Jlan0port@1Jlan1port@2Jlan2port@3Jlan3port@4Jlan4port@5J(عrgmiifixed-link¹èمïport@6Jcpu)ع2500base-xfixed-link¹ ؤمïsram@15140000 mmio-sramJ+¯§$syscon@151a5000mediatek,mt7986-wo-ccifsysconJP½س§syscon@151ad000mediatek,mt7986-wo-ccifsysconJذ½ش§ wifi@18000000mediatek,mt7986-wmac0J0ر*consysŒ2>“mcuap2conn0½صض×طa+ûokay ضdefaultdbdcن,£-thermal-zonescpu-thermal#è9èG.tripscritWèHcذ EcriticalhotWشہcذEhotactive-highWء8cذEactiveactive-medWLcذEactiveactive-lowWê`cذEactivetimerarm,armv8-timer0½ aliasesn/soc/serial@11002000chosenvserial0:115200n8memory@40000000NmemoryJ@@regulator-1p8vregulator-fixed‚fixed-1.8V‘w@©w@ءس§regulator-3p3vregulator-fixed‚fixed-3.3V‘2Z ©2Z ءس§ compatibleinterrupt-parent#address-cells#size-cellsmodelchassis-typeregdevice_typeenable-method#cooling-cellsclock-frequency#clock-cellsclock-output-namesphandlerangesno-mapinterruptsinterrupt-controller#interrupt-cells#reset-cellsstatusreg-namesgpio-controller#gpio-cellsgpio-rangesfunctiongroupspinsinput-enabledrive-strengthbias-pull-upbias-pull-down#pwm-cellsclocksclock-namesinterrupt-namesassigned-clocksassigned-clock-parentspinctrl-namespinctrl-0clock-divcs-gpiosspi-max-frequencyspi-tx-bus-widthspi-rx-bus-widthnvmem-cellsnvmem-cell-names#thermal-sensor-cellsmediatek,auxadcmediatek,apmixedsys#io-channel-cellsphyspinctrl-1cap-mmc-highspeedmmc-hs200-1_8vmmc-hs400-1_8vhs400-ds-delayvmmc-supplyvqmmc-supplynon-removableno-sdno-sdiobus-rangephy-namesinterrupt-map-maskinterrupt-map#phy-cellsmemory-regionmemory-region-namesmediatek,wo-ccifsrammediatek,ethsysmediatek,sgmiisysmediatek,wed-pciemediatek,wedphy-modefull-duplexpausereset-gpioslabelethernetresetsreset-namespolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresisserial0stdout-pathregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-boot-onregulator-always-on