╨ ■эJ-8<(;р4mediatek,mt8390-evkmediatek,mt8390mediatek,mt8188+7MediaTek Genio-700 EVKaliases=/soc/dp-intf@1c015000F/soc/dp-intf@1c113000O/soc/dsc@1c009000T/soc/ethdr@1c114000[/soc/mailbox@10320000`/soc/mailbox@10330000e/soc/merge0@1c014000l/soc/merge@1c10c000s/soc/merge@1c10d000z/soc/merge@1c10e000Б/soc/merge@1c10f000И/soc/merge@1c110000П/soc/mutex@1c016000Ц/soc/mutex@1c101000Э/soc/padding@1c11d000ж/soc/padding@1c11e000п/soc/padding@1c11f000╕/soc/padding@1c120000┴/soc/padding@1c121000╩/soc/padding@1c122000╙/soc/padding@1c123000▄/soc/padding@1c124000х/soc/rdma@1c104000Ё/soc/rdma@1c105000√/soc/rdma@1c106000/soc/rdma@1c107000/soc/rdma@1c108000/soc/rdma@1c109000'/soc/rdma@1c10a0002/soc/rdma@1c10b000=/soc/dsi@1c008000B/soc/ethernet@11021000L/soc/i2c@11280000Q/soc/i2c@11e00000V/soc/i2c@11281000[/soc/i2c@11282000`/soc/i2c@11e01000e/soc/i2c@11ec0000j/soc/i2c@11ec1000o/soc/mmc@11230000t/soc/mmc@11240000y/soc/serial@11001100cpus+cpu@0Бcpuarm,cortex-a55НСpsciЯw5Фп┬╥А▀@ёА■А@А*;O^ cpu@100Бcpuarm,cortex-a55НСpsciЯw5Фп┬╥А▀@ёА■А@А*;O^ cpu@200Бcpuarm,cortex-a55НСpsciЯw5Фп┬╥А▀@ёА■А@А*;O^cpu@300Бcpuarm,cortex-a55НСpsciЯw5Фп┬╥А▀@ёА■А@А*;O^cpu@400Бcpuarm,cortex-a55НСpsciЯw5Фп┬╥А▀@ёА■А@А*;O^ cpu@500Бcpuarm,cortex-a55НСpsciЯw5Фп┬╥А▀@ёА■А@А*;O^cpu@600Бcpuarm,cortex-a78НСpsciЯЪ°┌п┬╥▀@ё■@*;O^cpu@700Бcpuarm,cortex-a78НСpsciЯЪ°┌п┬╥▀@ё■@*;O^cpu-mapcluster0core0f core1f core2fcore3fcore4f core5fcore6fcore7fidle-statesjpscicpu-off-larm,idle-statewОЯ2░_└D^cpu-off-barm,idle-statewОЯ-░М└ф^cluster-off-larm,idle-statewОЯ7░Ы└H^cluster-off-barm,idle-statewОЯ2░╚└ш^l2-cache0cache╤╘с@є*▌^l2-cache1cache╤╘с@є*▌^l3-cachecache╤╘ с@є▌^oscillator-13mfixed-clockыЯ╞]@°clk13m^9oscillator-26mfixed-clockыЯМ║А°clk26m^;oscillator-32kfixed-clockыЯА°clk32kopp-table-gpuoperating-points-v2^Вopp-390000000>эА╞+ opp-431000000░Й└Ўь+ opp-4730000001h@ '└+ opp-515000000▓F└ XФ+ opp-556000000!#у Йh+ opp-598000000#д┴А ║<+ opp-640000000&%а ы+ opp-670000000'яcА ф+ opp-700000000)╣' L╕+ opp-730000000+ВъА }М+ opp-760000000-Lо о`+ opp-790000000/qА ▀4+ opp-8350000001┼└(r+ opp-8800000004s╝q░+ opp-9150000006Й╩└╙X+Пopp-915000000-56Й╩└вД+0opp-915000000-66Й╩└q░+popp-9500000008Я┘А5+Пopp-950000000-58Я┘А╙X+0opp-950000000-68Я┘Аq░+ppmu-a55arm,cortex-a55-pmu<pmu-a78arm,cortex-a78-pmu<psci arm,psci-1.0ШsmcsoundGYokay6mediatek,mt8390-mt6359-evkmediatek,mt8188-mt6359-evb7mt8390-evk`defaultntxHeadphoneHeadphone LHeadphoneHeadphone RDMIC_INPUTAP DMICAP DMICAUDGLBAP DMICMIC_BIAS_0AP DMICMIC_BIAS_2Жdai-link-0 ФDL_SRC_BEcodecЮdai-link-1ФDMIC_BEcodecЮthermal-zonescpu-little0-thermalиш╢Ц╠tripstrip-alert0▄Lш╨Иpassive^trip-alert1▄sш╨Иhottrip-crit▄Жаш Иcriticalcooling-mapsmap0єH° cpu-little1-thermalиш╢Ц╠tripstrip-alert0▄Lш╨Иpassive^trip-alert1▄sш╨Иhottrip-crit▄Жаш Иcriticalcooling-mapsmap0єH° cpu-little2-thermalиш╢Ц╠tripstrip-alert0▄Lш╨Иpassive^trip-alert1▄sш╨Иhottrip-crit▄Жаш Иcriticalcooling-mapsmap0єH° cpu-little3-thermalиш╢Ц╠tripstrip-alert0▄Lш╨Иpassive^trip-alert1▄sш╨Иhottrip-crit▄Жаш Иcriticalcooling-mapsmap0єH° cpu-big0-thermalиш╢d╠tripstrip-alert0▄Lш╨Иpassive^trip-alert1▄sш╨Иhottrip-crit▄Жаш Иcriticalcooling-mapsmap0є° cpu-big1-thermalиш╢d╠tripstrip-alert0▄Lш╨Иpassive^trip-alert1▄sш╨Иhottrip-crit▄Жаш Иcriticalcooling-mapsmap0є° apu-thermalиш╢·╠ tripstrip-alert0▄Lш╨Иpassivetrip-alert1▄sш╨Иhottrip-crit▄Жаш Иcriticalgpu-thermalиш╢·╠ tripstrip-alert0▄Lш╨Иpassive^!trip-alert1▄sш╨Иhottrip-crit▄Жаш Иcriticalcooling-mapsmap0є!°" gpu1-thermalиш╢·╠ tripstrip-alert0▄Lш╨Иpassive^#trip-alert1▄sш╨Иhottrip-crit▄Жаш Иcriticalcooling-mapsmap0є#°" adsp-thermalиш╢·╠ tripstrip-alert0▄Lш╨Иpassivetrip-alert1▄sш╨Иhottrip-crit▄Жаш Иcriticalvdo-thermalиш╢·╠ tripstrip-alert0▄Lш╨Иpassivetrip-alert1▄sш╨Иhottrip-crit▄Жаш Иcriticalinfra-thermalиш╢·╠ tripstrip-alert0▄Lш╨Иpassivetrip-alert1▄sш╨Иhottrip-crit▄Жаш Иcriticalcam1-thermalиш╢·╠ tripstrip-alert0▄Lш╨Иpassivetrip-alert1▄sш╨Иhottrip-crit▄Жаш Иcriticalcam2-thermalиш╢·╠ tripstrip-alert0▄Lш╨Иpassivetrip-alert1▄sш╨Иhottrip-crit▄Жаш Иcriticaltimerarm,armv8-timer@< Я╞]@soc+simple-busperformance-controller@11bc10mediatek,cpufreq-hw Н╝ ╜0 ^interrupt-controller@c000000arm,gic-v3,=T Н < ^ppi-partitionsinterrupt-partition-0i ^interrupt-partition-1i^syscon@10000000 mediatek,mt8188-topckgensysconНы^'syscon@10001000#mediatek,mt8188-infracfg-aosysconНыr^(syscon@10003000mediatek,mt8188-pericfgsysconН0ы^Kpinctrl@10005000mediatek,mt8188-pinctrl`НP└стъ░0iocfg0iocfg_rmiocfg_ltiocfg_lmiocfg_rteintЙЩе$░T<ы,^$audio-default-pins^pins-cmd-datX▒efghijklmnrstuvyz|}~АБdisp-pwm1-pins^Gpins-pwm▒dptx-pinspins-cmd-dat▒.╕edp-panel-3v3-en-pins^▓pins1▒┼eth-default-pins^Wpins-cc▒ЛМНО╤pins-mdio▒ПР╤рpins-power▒СТ┼pins-rxd▒ЗИЙК╤pins-txd▒ГДЕЖ╤eth-sleep-pins^Xpins-cc▒ЛМНОpins-mdio▒ПРэ√pins-rxd▒ЗИЙКpins-txd▒ГДЕЖi2c0-pins^bpins▒87╕╦шi2c1-pins^tpins▒:9╕╦шi2c2-pins^fpins▒<;╕╦шi2c3-pins^gpins▒>=╕╦шi2c4-pins^wpins▒@?╕╦шi2c5-pins^~pins▒BA╕╦шi2c6-pins^pins▒DC╕╦шgpio-key-pinspins▒*+,mmc0-default-pins^Ypins-clk▒Э╤ fpins-cmd-dat$▒баЯЮЪЩШЧЬр╤╕epins-rst▒Ы╤╕emmc0-uhs-pins^Zpins-clk▒Э╤ fpins-cmd-dat$▒баЯЮЪЩШЧЬр╤╕epins-ds▒в╤ fpins-rst▒Ы╤╕emmc1-default-pins^]pins-clk▒д╤ fpins-cmd-dat▒гежзир╤╕epins-insert▒╕mmc1-uhs-pins^^pins-clk▒д╤ fpins-cmd-dat▒гежзир╤╕emmc2-default-pinspins-clk▒к╤ fpins-cmd-dat▒йлмнор╤╕epins-pcm▒{mmc2-uhs-pinspins-clk▒к╤ fpins-cmd-dat▒йлмнор╤╕emmc2-eint-pinspins-dat1▒мр╕emmc2-dat1-pinspins-dat1▒мр╤╕edsi0-vreg-en-pins^┤pins-pwr-en▒o/panel-default-pins^вpins-rst▒/pins-en▒-/pcie-default-pins^rpins▒/01╕rt1715-int-pinspins_cmd0_dat▒╕рspi0-pinspins-spi▒EFGH√spi1-pinspins-spi▒KLMN√spi2-pins^Hpins-spi▒OPQR√touch-avdd-pins^│pins-power▒x┼touch-pins^epins-irq▒р√pins-reset▒┼tcpci-int-pins^xpins-int-n▒╕рuart0-pins^Cpins▒ ╕uart1-pins^Dpins▒!"╕uart2-pins^Epins▒#$╕usb-default-pins^mpins-iddig▒Sр╕pins-valid▒Uрpins-vbus▒T┼usb1-default-pins^Mpins-valid▒Xрpins-usb-hub-3v3-en▒p┼usb2-default-pins^ipins-iddig▒Yр╕wifi-pwrseq-pinspins-wifi-enable▒/syscon@10006000)mediatek,mt8188-scpsyssysconsimple-mfdН`power-controller!mediatek,mt8188-power-controller+:^<power-domain@0Н+:N%power-domain@1Н\&'cmfgalto(+:N)power-domain@2Н:power-domain@3Н:power-domain@4Н:power-domain@15Нр\'''' '3'4'='╣'╛** ***************** √ctopcamccuimgvencvdecwpecfgckcfgxoss-sram-cmnss-sram-v0l0ss-sram-v0l1ss-sram-ve0ss-sram-ve1ss-sram-ifass-sram-camss-sram-v1l5ss-sram-v1l6ss-sram-rdrss-iommuss-imgcamss-emiss-subcmn-rdrss-rsiss-cmn-l4ss-vdec1ss-wpess-cvdo-ve1o(+:power-domain@16НH\'╗'└+++++++Accfgckcfgxoss-galsss-cmnss-emiss-iommuss-larbss-rsiss-buso(+:power-domain@20Н0\'║'┐,,,,8ccfgckcfgxoss-vpp1-g5ss-vpp1-g6ss-vpp1-l5ss-vpp1-l6o(:power-domain@22Н\-css-vdec1-soc-l1o(+:power-domain@23Н\.css-vdec2-l1o(:power-domain@29Н \''' '╜ccamccubuscfgcko(+:power-domain@30Н(\/////6css-cam-l13ss-cam-l14ss-cam-mm0ss-cam-mm1ss-camsyso(+:power-domain@32Н \/01$css-camb-subss-camb-rawss-camb-yuv:power-domain@31Н\/23$css-cama-subss-cama-rawss-cama-yuv:power-domain@17Н(\'╝'┴444&ccfgckcfgxoss-larb2ss-larb3ss-galso(+:power-domain@9Н \'@'? cbushdcpo(:power-domain@18Нo(:power-domain@19Нo(:power-domain@24Н \55550css-ve1-larbss-ve1-coress-ve1-galsss-ve1-sramo(:power-domain@21Н\66css-wpe-l7ss-wpe-l7pceo(:power-domain@5Нo(\7css-pextp-fmem:power-domain@7Н\'0'1cseninf0seninf1:power-domain@6Н:power-domain@10Н \'E'D cbusmaino(+:power-domain@11Нo(+:power-domain@14Н\'Fcasmo(:power-domain@13Н \'S'8ca1sysintbusadspcko(:power-domain@12Нo(:power-domain@8Н\7 cethermaco(:watchdog@10007000mediatek,mt8188-wdtНpБr^=syscon@1000c000"mediatek,mt8188-apmixedsyssysconН└ы^&timer@10017000,mediatek,mt8188-timermediatek,mt6765-timerНp< \9pwrap@100240003mediatek,mt8188-pwrapmediatek,mt8195-pwrapsysconН@pwrap<є\(( cspiwrappmicmediatek,mt6359T,Щ$<▐^adcmediatek,mt6359-auxadcкaudio-codecmediatek,mt6359-codec╝╨regulatorsmediatek,mt6359-regulatorbuck_vs1фvs1є5!С└#?buck_vgpu11 фdvdd_coreєА7SИ#╚h?buck_vmodemфvmodemєА╚рS*#╚buck_vpu фdvdd_adspєА7SИ#╚h?buck_vcoreфdvdd_proc_lєА╓ SИ#╚h?buck_vs2фvs2є5j#?buck_vpaфvpa_pmuєб /M`#,^_buck_vproc2фvgpuєdp5SL#╚hА)Чj^%buck_vproc1фvproc1єА7SL#╚hbuck_vcore_sshubфvcore_sshubєА7buck_vgpu11_sshub фvgpu11_sshubєА7ldo_vaud18фvaud18єw@w@#Ёldo_vsim1 фvsim1_pmuєЁа/M`#р^`ldo_vibrфvibrєOА2Zаldo_vrf12фva12_abb2_pmuє╚р╓ ?ldo_vusbфvusbє-╞└-╞└#└?^Lldo_vsram_proc2фvsram_proc2єб ╜╢SL#Ё?ldo_vio18фvio18єЁа¤р#└?^dldo_vcamioфvcamioєЁа¤рldo_vcn18 фvcn18_pmuєw@w@#Ё?ldo_vfe28фvfe28є*╣А*╣А#xldo_vcn13фvcn13є ╗а╓ ldo_vcn33_1_btфvcn33_1_btє*╣А5gр^uldo_vcn33_1_wifi фvcn33_1_wifiє*╣А5gрldo_vaux18фvaux18єw@w@#Ё?ldo_vsram_others фvsram_gpuєq░5SИ#ЁА%Чj^)ldo_vefuseфvefuseєЁаДАldo_vxo22фvxo22єw@!С└?ldo_vrfckфvrfckєу`Ёаldo_vrfck_1фvrfckєы└jldo_vbif28фvbif28є*╣А*╣А#Ёldo_vio28фvio28є*╣А2Zа?ldo_vemcфvemcє,@ 2Zаldo_vemc_1фvemcє&%а2Zа^[ldo_vcn33_2_btфvcn33_2_pmuє*╣А5gр?ldo_vcn33_2_wifi фvcn33_2_wifiє*╣А5gрldo_va12фva12єOА╓ ?ldo_va09фva09є5OАldo_vrf18фvrf18єЁаЮPldo_vsram_md фvsram_mdєб ╜╢S*#Ёldo_vufsфvufs18_pmuєЁа¤р?^\ldo_vm18фvm18єЁа¤р?ldo_vbbckфvbbckє╚рOА?ldo_vsram_proc1фvsram_proc1єб ╜╢SL#Ё?ldo_vsim2фvsim2єЁа/M`ldo_vsram_others_sshubфvsram_others_sshubєб ╜╢rtcmediatek,mt6358-rtckeysmediatek,mt6359-keys┤═power-keyрtяhomeрfspmi@10027000*mediatek,mt8188-spmimediatek,mt8195-spmi НpР pmifspmimst¤'8 'м\(('8(cpmif_sys_ckpmif_tmr_ckspmimst_clk_muxiommu@10315000mediatek,mt8188-iommu-infraН1P<$^pmailbox@10320000mediatek,mt8188-gceН2@<т1\(^Гmailbox@10330000mediatek,mt8188-gceН3@<ф1\(^Еscp@10720000mediatek,mt8188-scp-dualНrcfg+PYokayscp@0mediatek,scp-coreН sram<╬Yokay=:^Жscp@d0000mediatek,scp-coreН Ёsram<╧ Ydisabledaudio-controller@10b10000mediatek,mt8188-afeН▒¤'S 'Д┤\;& & '│'┤'╡'╢'╕'S'' 'E'Q'M'N'O'P8'Д'Ж'╖'T'R cclk26mapll1apll2apll12_div0apll12_div1apll12_div2apll12_div3apll12_div9top_a1sys_hptop_aud_intbustop_audio_htop_audio_local_bustop_dptxtop_i2so1top_i2so2top_i2si1top_i2si2adsp_audio_26mapll1_d4apll2_d4apll12_div4top_a2systop_aud_iec<6K< Y= `audiosyso(l'Yokay=>^adsp@10b80000mediatek,mt8188-dsp@Н╕ ╨╕░╕Ёcfgsramsecbus¤'D\'D'Ecaudiodspadsp_bus~?@ЕrxtxK<Yokay=AB^mailbox@10b861004mediatek,mt8188-adsp-mboxmediatek,mt8186-adsp-mboxН╕a<▐1^?mailbox@10b871004mediatek,mt8188-adsp-mboxmediatek,mt8186-adsp-mboxН╕q<▀1^@clock-controller@10b91100mediatek,mt8188-adsp-audio26mН╣ы^8serial@11001100*mediatek,mt8188-uartmediatek,mt6577-uartН<Н\;( cbaudbusYokaynC`defaultserial@11001200*mediatek,mt8188-uartmediatek,mt6577-uartН<О\;( cbaudbusYokaynD`defaultserial@11001300*mediatek,mt8188-uartmediatek,mt6577-uartН<П\;( cbaudbusYokaynE`defaultserial@11001400*mediatek,mt8188-uartmediatek,mt6577-uartН<╙\;( cbaudbus Ydisabledadc@11002000.mediatek,mt8188-auxadcmediatek,mt8173-auxadcН \(cmainк Ydisabledsyscon@11003000"mediatek,mt8188-pericfg-aosysconН0ы^7spi@1100a000)mediatek,mt8188-spi-ipmmediatek,spi-ipm+На<┐\'y'(cparent-clksel-clkspi-clk Ydisabledthermal-sensor@1100b000mediatek,mt8188-lvts-apН░<╚\(Y(РFЬlvts-calib-data-1н^ pwm@1100e0002mediatek,mt8188-disp-pwmmediatek,mt8183-disp-pwmНр\''(/cmainmm<╦├ Ydisabledpwm@1100f0002mediatek,mt8188-disp-pwmmediatek,mt8183-disp-pwmНЁ\'((Fcmainmm<├Yokay`defaultnG^▒spi@11010000)mediatek,mt8188-spi-ipmmediatek,spi-ipm+Н<└\'y'(2cparent-clksel-clkspi-clk Ydisabledspi@11012000)mediatek,mt8188-spi-ipmmediatek,spi-ipm+Н <┴\'y'(3cparent-clksel-clkspi-clkYokaynH`default╬spi@11013000)mediatek,mt8188-spi-ipmmediatek,spi-ipm+Н0<┬\'y'(4cparent-clksel-clkspi-clk Ydisabledspi@11018000)mediatek,mt8188-spi-ipmmediatek,spi-ipm+НА<├\'y'(8cparent-clksel-clkspi-clk Ydisabledspi@11019000)mediatek,mt8188-spi-ipmmediatek,spi-ipm+НР<─\'y'(9cparent-clksel-clkspi-clk Ydisabledusb@11201000#mediatek,mt8188-mtu3mediatek,mtu3 Н - > macippc ?+<А¤') 'v\7 '┼7 csys_ckref_ckmcu_ckтIJячKhYokay■otgLnM`defaultusb@0'mediatek,mt8188-xhcimediatek,mtk-xhciНmac<Б¤'* 'v\7 csys_ckYokayL+hub@1usb451,8025Н$N-$9O^Phub@2usb451,8027Н$P-$9O^NportendpointDQ^{portendpointDR^zethernet@11021000;mediatek,mt8188-gmacmediatek,mt8195-gmacsnps,dwmac-5.10aН@<╠Tmacirq0\77'A'B'C7.caxiapbmac_mainptp_refrmii_internalmac_cg¤'A'B'C 'а'в'гK<d(uSЕTШUл╢┴Yokay ╬rgmii-id╫V`defaultsleepnWтXь¤$У ''mdiosnps,dwmac-mdio+ethernet-phy@1ethernet-phy-id001c.c916Н^Vstmmac-axi-config " , <^Srx-queues-config L b^Tqueue0 s Жqueue1 s Жqueue2 s Жqueue3 s Жtx-queues-config Ю ┤^Uqueue0 s ╞ ╘queue1 s ╞ ╘queue2 s ╞ ╘queue3 s ╞ ╘mmc@11230000(mediatek,mt8188-mmcmediatek,mt8183-mmc Н#ї<Г \'(((M!csourcehclksource_cgcrypto_clkYokay`defaultstate_uhsnYтZ р ъы┬ ° ( 5 F N TH c[ o\ |mmc@11240000(mediatek,mt8188-mmcmediatek,mt8183-mmc Н$ы<З\'(($csourcehclksource_cg¤' 'ЭYokay`defaultstate_uhsn]т^ р ъы┬ К Ы и ╢ F ╜$ c_ o`mmc@11250000(mediatek,mt8188-mmcmediatek,mt8183-mmc Н%ц<И\'((Acsourcehclksource_cg¤' 'Э Ydisabledthermal-sensor@11278000mediatek,mt8188-lvts-mcuН'А<╩\(Y(РFЬlvts-calib-data-1н^i2c@11280000mediatek,mt8188-i2c Н("АА<Ч ╞\a(7 cmaindma+Yokay`defaultnbЯАtouchscreen@5dgoodix,gt9271Н]$ ╨$ ф$-$ юc №d`defaultnei2c@11281000mediatek,mt8188-i2c Н("АА<Т ╞\a(7 cmaindma+Yokay`defaultnfЯАi2c@11282000mediatek,mt8188-i2c Н( "АА<У ╞\a(7 cmaindma+Yokay`defaultngЯАclock-controller@11283000mediatek,mt8188-imp-iic-wrap-cН(0ы^ausb@112a1000#mediatek,mt8188-mtu3mediatek,mtu3 Н*- *> macippc*?+<¤'- 'v\7'╦7csys_ckref_ckmcu_ckтhячKpYokay■otg high-speedhostL`defaultniusb@0'mediatek,mt8188-xhcimediatek,mtk-xhciНmac<¤'. 'v\7csys_ckYokayL0jconnector%gpio-usb-b-connectorusb-b-connectorИmicro<$Y0kusb@112b1000#mediatek,mt8188-mtu3mediatek,mtu3 Н+- +> macippc+?+<¤', 'v\7'╔7csys_ckref_ckmcu_ckтlячK`Yokay■otg high-speedLnm`defaultusb@0'mediatek,mt8188-xhcimediatek,mtk-xhciНmac<¤'+ 'v\7csys_ckYokayconnector%gpio-usb-b-connectorusb-b-connectorИmicro<$S0npcie@112f0000*mediatek,mt8188-pciemediatek,mt8192-pcieН/ pcie-macВ E БpciO+0\(L(#(&(+(C7/cpl_250mtl_26mtl_96mtl_32kperi_26mperi_mem,<``oooonБp Лтq Ъpcie-phyK<Y=`macYokay`defaultnrinterrupt-controller,T^ospi@1132c000(mediatek,mt8188-normediatek,mt8186-norН2└\'X77cspisfaxi¤'X<9+ Ydisabledt-phy@11c20700.mediatek,mt8188-tphymediatek,generic-tphy-v3┬+K<Yokaypcie-phy@0Н\'─crefд^qdsi-phy@11c800000mediatek,mt8188-mipi-txmediatek,mt8183-mipi-txН╚\; °mipi_tx0_pllыдYokay^Юdsi-phy@11c900000mediatek,mt8188-mipi-txmediatek,mt8183-mipi-txН╔\; °mipi_tx0_pllыд Ydisabled^жi2c@11e00000mediatek,mt8188-i2c Нр"А<Ш ╞\s(7 cmaindma+Yokay`defaultntЯАtypec-mux@48ite,it5205НHп╗╬uportendpointDv^|i2c@11e01000mediatek,mt8188-i2c Нр"АА<Ф ╞\s(7 cmaindma+Yokay`defaultnwЯB@rt1715@4erichtek,rt1715НN ╨$`defaultnx0yconnectorusb-c-connector┘USB-C▀dualщШЦА√dualsink!"Р╚+"Р╚altmodesdisplayport7 <Gports+port@0НendpointDz^Rport@1НendpointD{^Qport@2НendpointD|^vclock-controller@11e02000mediatek,mt8188-imp-iic-wrap-wНр ы^st-phy@11e30000.mediatek,mt8188-tphymediatek,generic-tphy-v3+уYokayusb-phy@0Н\'╩&crefda_refд^lt-phy@11e40000.mediatek,mt8188-tphymediatek,generic-tphy-v3+фYokayusb-phy@0Н\'╞&crefda_refд^Iusb-phy@700Н\&;crefda_refд^Jt-phy@11e80000.mediatek,mt8188-tphymediatek,generic-tphy-v3+шYokayusb-phy@0Н\'╠&crefda_refд^hi2c@11ec0000mediatek,mt8188-i2c Нь"АА<Х ╞\}(7 cmaindma+Yokay`defaultn~ЯАi2c@11ec1000mediatek,mt8188-i2c Нь"А<Ц ╞\}(7 cmaindma+Yokay`defaultnЯАclock-controller@11ec2000 mediatek,mt8188-imp-iic-wrap-enНь ы^}efuse@11f20000,mediatek,mt8188-efusemediatek,mt8186-efuseНЄ+dp-calib@1a0На^пlvts1-calib@1acНм@^Fgpu-speedbin@581НБ@^Бsocinfo-data1@7a0Наsocinfo-data2@7e0Нрgpu@13000000)mediatek,mt8188-maliarm,mali-valhall-jmН@\А0<~}TjobmmugpuРБ Ьspeed-binEВK<<<Ycore0core1core2OYokayl%^"clock-controller@13fbf000mediatek,mt8188-mfgcfgН√Ёы^Аsyscon@14000000mediatek,mt8188-vppsys0sysconНы^*dma-controller@14001000mediatek,mt8188-mdp3-rdmaНx\*<~Г ГГГГГДАK<КЕв ╢Жdisplay@140020000mediatek,mt8188-mdp3-fgmediatek,mt8195-mdp3-fgН \*КЕ display@140040002mediatek,mt8188-mdp3-hdrmediatek,mt8195-mdp3-hdrН@\*"КЕ@display@140050002mediatek,mt8188-mdp3-aalmediatek,mt8195-mdp3-aalНP<F\* K<КЕPdisplay@140060002mediatek,mt8188-mdp3-rszmediatek,mt8183-mdp3-rszН`\*КЕ`в%display@140070006mediatek,mt8188-mdp3-tdshpmediatek,mt8195-mdp3-tdshpНp\*#КЕpdisplay@140080006mediatek,mt8188-mdp3-colormediatek,mt8195-mdp3-colorНА<I\*$K<КЕАdisplay@140090002mediatek,mt8188-mdp3-ovlmediatek,mt8195-mdp3-ovlНР<J\*%K<КЕРГДВdisplay@1400a000:mediatek,mt8188-mdp3-paddingmediatek,mt8195-mdp3-paddingНа\*K<КЕаdisplay@1400b0002mediatek,mt8188-mdp3-tccmediatek,mt8195-mdp3-tccН░\*КЕ░display@1400c0004mediatek,mt8188-mdp3-wrotmediatek,mt8183-mdp3-wrotН└x\*ГДГK<КЕ└в+mutex@1400f000mediatek,mt8188-vpp-mutexНЁ<P\*K<КЕЁsmi@14012000mediatek,mt8188-smi-common-vppН \**capbsmiK<^Зsmi@14013000mediatek,mt8188-smi-larbН0\**capbsmiK<├╘З^Кiommu@14018000mediatek,mt8188-iommu-vppНАP\*cbclk<RK<$сИЙКЛМН^Дdma-controller@14f09000mediatek,mt8188-mdp3-rdmaНЁРx\, ГОдK<КЕ РвЕйdma-controller@14f0a000mediatek,mt8188-mdp3-rdmaНЁаx\,ГД└K<КЕ авЖкdisplay@14f0c0000mediatek,mt8188-mdp3-fgmediatek,mt8195-mdp3-fgНЁ└\,КЕ └display@14f0d0000mediatek,mt8188-mdp3-fgmediatek,mt8195-mdp3-fgНЁ╨\, КЕ ╨display@14f0f0002mediatek,mt8188-mdp3-hdrmediatek,mt8195-mdp3-hdrНЁЁ\,"КЕ Ёdisplay@14f100002mediatek,mt8188-mdp3-hdrmediatek,mt8195-mdp3-hdrНё\,$КЕ display@14f120002mediatek,mt8188-mdp3-aalmediatek,mt8195-mdp3-aalНё <j\,#K<КЕ display@14f130002mediatek,mt8188-mdp3-aalmediatek,mt8195-mdp3-aalНё0<k\,%K<КЕ 0display@14f150002mediatek,mt8188-mdp3-rszmediatek,mt8183-mdp3-rszНёP\,КЕ PвС░display@14f160002mediatek,mt8188-mdp3-rszmediatek,mt8183-mdp3-rszНё`\,КЕ `вТ▒display@14f180006mediatek,mt8188-mdp3-tdshpmediatek,mt8195-mdp3-tdshpНёА\,КЕ Аdisplay@14f190006mediatek,mt8188-mdp3-tdshpmediatek,mt8195-mdp3-tdshpНёР\,КЕ Рdisplay@14f1a0006mediatek,mt8188-mdp3-mergemediatek,mt8195-mdp3-mergeНёа\,K<КЕ аdisplay@14f1b0006mediatek,mt8188-mdp3-mergemediatek,mt8195-mdp3-mergeНё░\,K<КЕ ░display@14f1d0006mediatek,mt8188-mdp3-colormediatek,mt8195-mdp3-colorНё╨<u\,K<КЕ ╨display@14f1e0006mediatek,mt8188-mdp3-colormediatek,mt8195-mdp3-colorНёр<v\,K<КЕ рdisplay@14f21000:mediatek,mt8188-mdp3-paddingmediatek,mt8195-mdp3-paddingНЄ\,K<КЕdisplay@14f22000:mediatek,mt8188-mdp3-paddingmediatek,mt8195-mdp3-paddingНЄ \,K<КЕ display@14f240004mediatek,mt8188-mdp3-wrotmediatek,mt8183-mdp3-wrotНЄ@x\,ГОжK<КЕ@вамdisplay@14f250004mediatek,mt8188-mdp3-wrotmediatek,mt8183-mdp3-wrotНЄPx\,ГД┬K<КЕPвбнclock-controller@14e00000mediatek,mt8188-wpesysНры^6clock-controller@14e02000mediatek,mt8188-wpesys-vpp0Нр ыsmi@14e04000mediatek,mt8188-smi-larbНр@\66capbsmiK<├╘З^Мsyscon@14f00000mediatek,mt8188-vppsys1sysconНЁы^,mutex@14f01000mediatek,mt8188-vpp-mutexНЁ<{\,&K<КЕ smi@14f02000mediatek,mt8188-smi-larbНЁ \,,capbsmiK<├╘П^мsmi@14f03000mediatek,mt8188-smi-larbНЁ0\,,capbsmiK<├╘З^Лclock-controller@15000000mediatek,mt8188-imgsysНыclock-controller@15110000 mediatek,mt8188-imgsys1-dip-topНыrclock-controller@15130000mediatek,mt8188-imgsys1-dip-nrНыrclock-controller@15220000mediatek,mt8188-imgsys-wpe1Н"ыrclock-controller@15330000mediatek,mt8188-ipesysН3ыrclock-controller@15520000mediatek,mt8188-imgsys-wpe2НRыrclock-controller@15620000mediatek,mt8188-imgsys-wpe3Нbыrclock-controller@16000000mediatek,mt8188-camsysНы^/clock-controller@1604f000mediatek,mt8188-camsys-rawaНЁыr^2clock-controller@1606f000mediatek,mt8188-camsys-yuvaНЁыr^3clock-controller@1608f000mediatek,mt8188-camsys-rawbНЁыr^0clock-controller@160af000mediatek,mt8188-camsys-yuvbН Ёыr^1clock-controller@17200000mediatek,mt8188-ccusysН ыvideo-decoder@18000000mediatek,mt8188-vcodec-dec Н@`ГДц+╢Жvideo-codec@10000mediatek,mtk-vcodec-latН¤'4 'x \'4--'xcselvdeclattop<─HГДрДсДтДуДфДхДцДчДшK<video-codec@25000mediatek,mtk-vcodec-coreНP¤'4 'x \'4..'xcselvdeclattop<├XГО└О┴О┬О├О─О┼О╞О╟О╚О╔О╩K<smi@1800d000mediatek,mt8188-smi-larbН╨\--capbsmiK<├╘З^Нclock-controller@1800f000mediatek,mt8188-vdecsys-socНЁы^-smi@1802e000mediatek,mt8188-smi-larbНр\..capbsmiK<├╘П^оclock-controller@1802f000mediatek,mt8188-vdecsysНЁы^.clock-controller@1a000000mediatek,mt8188-vencsysНы^5smi@1a010000mediatek,mt8188-smi-larbН\55capbsmiK<├╘П^нvideo-encoder@1a020000mediatek,mt8188-vcodec-encН+¤'3 'p\5 cvenc_sel<aXГОаОбОвОгОдО╢О╖О╕О╣ОкО║K<╢Жjpeg-encoder@1a030000+mediatek,mt8188-jpgencmediatek,mtk-jpgencН\5cjpgenc<b ГОзОиОйОмK<jpeg-decoder@1a040000.mediatek,mt8188-jpgdecmediatek,mt2701-jpgdecН\55cjpgdec-smijpgdec<c0ГОнОоО▓О│О┤О╡K<ovl@1c0000002mediatek,mt8188-disp-ovlmediatek,mt8195-disp-ovlН\+<|ГОK<КГports+port@0НendpointDР^йport@1НendpointDС^Тrdma@1c0020004mediatek,mt8188-disp-rdmamediatek,mt8195-disp-rdmaН \+<~ГД K<КГ ports+port@0НendpointDТ^Сport@1НendpointDУ^Фcolor@1c0030006mediatek,mt8188-disp-colormediatek,mt8173-disp-colorН0\+<K<КГ0ports+port@0НendpointDФ^Уport@1НendpointDХ^Цccorr@1c0040006mediatek,mt8188-disp-ccorrmediatek,mt8192-disp-ccorrН@\+<АK<КГ@ports+port@0НendpointDЦ^Хport@1НendpointDЧ^Шaal@1c0050002mediatek,mt8188-disp-aalmediatek,mt8183-disp-aalНP\+ <БK<КГPports+port@0НendpointDШ^Чport@1НendpointDЩ^Ъgamma@1c0060006mediatek,mt8188-disp-gammamediatek,mt8195-disp-gammaН`\+<ВK<КГ`ports+port@0НendpointDЪ^Щport@1НendpointDЫ^зdither@1c0070008mediatek,mt8188-disp-dithermediatek,mt8183-disp-ditherНp\+<ГK<КГpports+port@0НendpointDЬ^иport@1НendpointDЭ^дdsi@1c008000mediatek,mt8188-dsiНА\++Юcenginedigitalhs<ДтЮЪdphyK<Y+Yokay+panel@0#startek,kd070fhfid078himax,hx8279НЁЯ·$--$ а9б`defaultnвportendpointDг^еports+port@0НendpointDд^Эport@1НendpointDе^гdsc@1c0090002mediatek,mt8188-disp-dscmediatek,mt8195-disp-dscНР\+ <ЕK<КГРdsi@1c012000mediatek,mt8188-dsiН \+ +жcenginedigitalhs<ОтжЪdphyK<Y+ Ydisabledmerge0@1c0140006mediatek,mt8188-disp-mergemediatek,mt8195-disp-mergeН@\+4cmergemerge_async<РK<КГ@dp-intf@1c015000mediatek,mt8188-dp-intfНP\+ +&cpixelenginepll<СK< Ydisabledmutex@1c016000mediatek,mt8188-disp-mutexН`\+<ТK<КГ`в>postmask@1c01a000<mediatek,mt8188-disp-postmaskmediatek,mt8192-disp-postmaskНа\+<ХK<КГаports+port@0НendpointDз^Ыport@1НendpointDи^Ьsyscon@1c01d000mediatek,mt8188-vdosys0sysconН╨ыr~ГКГ╨^+port+endpoint@0НDй^Рsmi@1c022000mediatek,mt8188-smi-larbН \++capbsmiK<├╘П^кsmi@1c023000mediatek,mt8188-smi-larbН0\++capbsmiK<├╘З^Иsmi@1c024000mediatek,mt8188-smi-common-vdoН@\++capbsmiK<^Пiommu@1c028000mediatek,mt8188-iommu-vdoНАP\+cbclk<бK<$склмно^Оsyscon@1c100000mediatek,mt8188-vdosys1sysconНыr~ГКГ^4mutex@1c101000mediatek,mt8188-disp-mutexН\4<юK<КГв┼smi@1c102000mediatek,mt8188-smi-larbН \44capbsmiK<├╘П^лsmi@1c103000mediatek,mt8188-smi-larbН0\44capbsmiK<├╘З^Йrdma@1c1040004mediatek,mt8188-vdo1-rdmamediatek,mt8195-vdo1-rdmaН@\4<яГО@K<xКГ@rdma@1c1050004mediatek,mt8188-vdo1-rdmamediatek,mt8195-vdo1-rdmaНP\4<ЁГД`K<xКГPrdma@1c1060004mediatek,mt8188-vdo1-rdmamediatek,mt8195-vdo1-rdmaН`\4<ёГОAK<xКГ`rdma@1c1070004mediatek,mt8188-vdo1-rdmamediatek,mt8195-vdo1-rdmaНp\4<ЄГДaK<xКГprdma@1c1080004mediatek,mt8188-vdo1-rdmamediatek,mt8195-vdo1-rdmaНА\4<єГОBK<xКГАrdma@1c1090004mediatek,mt8188-vdo1-rdmamediatek,mt8195-vdo1-rdmaНР\4<ЇГДbK<xКГРrdma@1c10a0004mediatek,mt8188-vdo1-rdmamediatek,mt8195-vdo1-rdmaНа\4<їГОCK<xКГаrdma@1c10b0004mediatek,mt8188-vdo1-rdmamediatek,mt8195-vdo1-rdmaН░\4<ЎГДcK<xКГ░merge@1c10c0006mediatek,mt8188-disp-mergemediatek,mt8195-disp-mergeН└\4 4cmergemerge_async<ўK<Y4КГ└ merge@1c10d0006mediatek,mt8188-disp-mergemediatek,mt8195-disp-mergeН╨\4 4cmergemerge_async<°K<Y4КГ╨ merge@1c10e0006mediatek,mt8188-disp-mergemediatek,mt8195-disp-mergeНр\44cmergemerge_async<∙K<Y4КГр merge@1c10f0006mediatek,mt8188-disp-mergemediatek,mt8195-disp-mergeНЁ\44cmergemerge_async<·K<Y4КГЁ merge@1c1100006mediatek,mt8188-disp-mergemediatek,mt8195-disp-mergeН\4 4cmergemerge_async<√K<Y4КГ (dp-intf@1c113000mediatek,mt8188-dp-intfН0\4:4&cpixelenginepll<K< Ydisabledethdr@1c1140006mediatek,mt8188-disp-ethdrmediatek,mt8195-disp-ethdrpН@PpРа░└4mixervdo_fe0vdo_fe1gfx_fe0gfx_fe1vdo_beadl_dsh\404+4.4,4/4-4<4142434445'Гcmixervdo_fe0vdo_fe1gfx_fe0gfx_fe1vdo_beadl_dsvdo_fe0_asyncvdo_fe1_asyncgfx_fe0_asyncgfx_fe1_asyncvdo_be_asyncethdr_top<6ГДdДeK<(Y4142434445pКГ@ГPГpГРГаГ░Г└padding@1c11d000mediatek,mt8188-disp-paddingН╨\4K<КГ╨padding@1c11e000mediatek,mt8188-disp-paddingНр\4 K<КГрpadding@1c11f000mediatek,mt8188-disp-paddingНЁ\4!K<КГЁpadding@1c120000mediatek,mt8188-disp-paddingН\4"K<КГpadding@1c121000mediatek,mt8188-disp-paddingН\4#K<КГpadding@1c122000mediatek,mt8188-disp-paddingН \4$K<КГ padding@1c123000mediatek,mt8188-disp-paddingН0\4%K<КГ0padding@1c124000mediatek,mt8188-disp-paddingН@\4&K<КГ@edp-tx@1c500000mediatek,mt8188-edp-txНPА<дРпЬdp_calibration_dataK< ?д Ydisableddp-tx@1c600000mediatek,mt8188-dp-txН`А<╩РпЬdp_calibration_dataK< ? Ydisabledbacklight-lcm1pwm-backlight P b@ { Т░ Я▒б ^Яchosen дserial0:921600n8dmic-codecЩdmic-codec ░ ╜^firmwareopteelinaro,optee-tzШsmcreserved-memory+optee@43200000 ═НC └memory@50000000shared-dma-poolНPР ═^:memory@54600000 ═НT` memory@55000000shared-dma-poolНU@memory@57000000shared-dma-poolНW@memory@60000000shared-dma-poolН`Ё ═^Bmemory@60f00000shared-dma-poolН`Ё ═^>memory@61000000shared-dma-poolНa ═^Aregulator-0regulator-fixedфvdd_5vєLK@LK@ $ ╘? ч░regulator-1regulator-fixed фvedp_3v3є2Zа2Zа ╘ $`defaultn▓ ч░regulator-2regulator-fixedфext_3v3є2Zа2Zа $ ╘? ч░regulator-vsysregulator-fixedфvsys? Є^░regulator-3regulator-fixedфvio18_connєw@w@ ╘?regulator-4regulator-fixed фwifi_3v3є2Zа2Zа $J ╘? ч░^jregulator-5regulator-fixed фvio33_tp1є2Zа2Zа $w ╘ ч░`defaultn│^cregulator-6regulator-fixed фvhub_3v3є2Zа2Zа $p' ╘ ч░^Oregulator-7regulator-fixedфvbus_p0єLK@LK@ $T ╘ ч░^nregulator-8regulator-fixedфvbus_p1єLK@LK@ $W ╘ ч░^yregulator-9regulator-fixedфvbus_p2єLK@LK@ ╘^kregulator-vio18-lcm1regulator-fixedфvio18_lcm1єw@w@ ╘ $o`defaultn┤ ч░^аregulator-vsys-lcm1regulator-fixed фvsys_lcm1є@@@@? Є ч░^бmemory@40000000БmemoryН@ compatibleinterrupt-parent#address-cells#size-cellsmodeldp-intf0dp-intf1dsc0ethdr0gce0gce1merge0merge1merge2merge3merge4merge5mutex0mutex1padding0padding1padding2padding3padding4padding5padding6padding7vdo1-rdma0vdo1-rdma1vdo1-rdma2vdo1-rdma3vdo1-rdma4vdo1-rdma5vdo1-rdma6vdo1-rdma7dsi0ethernet0i2c0i2c1i2c2i2c3i2c4i2c5i2c6mmc0mmc1serial0device_typeregenable-methodclock-frequencycapacity-dmips-mhzcpu-idle-statesi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cacheperformance-domains#cooling-cellsphandlecpuentry-methodarm,psci-suspend-paramlocal-timer-stopentry-latency-usexit-latency-usmin-residency-uscache-levelcache-unified#clock-cellsclock-output-namesopp-sharedopp-hzopp-microvoltopp-supported-hwinterruptsmediatek,platformstatuspinctrl-namespinctrl-0audio-routingmediatek,adsplink-namesound-daipolling-delaypolling-delay-passivethermal-sensorstemperaturehysteresistripcooling-devicedma-ranges#performance-domain-cells#interrupt-cells#redistributor-regionsinterrupt-controlleraffinity#reset-cellsreg-namesgpio-controller#gpio-cellsgpio-rangespinmuxbias-pull-upoutput-highdrive-strengthinput-enableinput-disablebias-disabledrive-strength-microampbias-pull-downoutput-low#power-domain-cellsdomain-supplyclocksclock-namesmediatek,infracfgmediatek,disable-extrst#sound-dai-cells#io-channel-cellsmediatek,mic-type-0mediatek,mic-type-1regulator-nameregulator-min-microvoltregulator-max-microvoltregulator-enable-ramp-delayregulator-always-onregulator-ramp-delayregulator-allowed-modesregulator-coupled-withregulator-coupled-max-spreadmediatek,long-press-modepower-off-time-seclinux,keycodeswakeup-sourceassigned-clocksassigned-clock-parents#iommu-cells#mbox-cellsmemory-regionpower-domainsresetsreset-namesmediatek,topckgenmboxesmbox-namesnvmem-cellsnvmem-cell-names#thermal-sensor-cells#pwm-cellsmediatek,pad-selectphysmediatek,syscon-wakeupdr_modeusb-role-switchvusb33-supplypeer-hubreset-gpiosvdd-supplyremote-endpointinterrupt-namesmediatek,pericfgsnps,axi-configsnps,mtl-rx-configsnps,mtl-tx-configsnps,txpblsnps,rxpblsnps,clk-csrphy-modephy-handlepinctrl-1mediatek,mac-wolsnps,reset-gpiosnps,reset-delays-ussnps,blensnps,rd_osr_lmtsnps,wr_osr_lmtsnps,rx-queues-to-usesnps,rx-sched-spsnps,dcb-algorithmsnps,map-to-dma-channelsnps,tx-queues-to-usesnps,tx-sched-wrrsnps,prioritysnps,weightbus-widthmax-frequencycap-mmc-highspeedmmc-hs200-1_8vmmc-hs400-1_8vsupports-cqecap-mmc-hw-resetno-sdiono-sdhs400-ds-delayvmmc-supplyvqmmc-supplynon-removablecap-sd-highspeedsd-uhs-sdr50sd-uhs-sdr104no-mmccd-gpiosclock-divinterrupts-extendedirq-gpiosAVDD28-supplyVDDIO-supplymaximum-speedrole-switch-default-modevbus-supplyid-gpiosbus-rangelinux,pci-domaininterrupt-mapinterrupt-map-maskiommu-mapiommu-map-maskphy-names#phy-cellsmode-switchorientation-switchvcc-supplylabeldata-roleop-sink-microwattpower-roletry-power-rolepd-revisionsink-pdossource-pdossvidvdobitsoperating-points-v2power-domain-namesmali-supply#dma-cellsiommusmediatek,gce-client-regmediatek,gce-eventsmediatek,scpmediatek,larb-idmediatek,smimediatek,larbsbacklightenable-gpiosiovcc-supplymediatek,merge-mutemediatek,merge-fifo-enmax-linkrate-mhzbrightness-levelsdefault-brightness-levelnum-interpolated-stepspower-supplypwmsstdout-pathnum-channelswakeup-delay-msno-mapenable-active-highvin-supplyregulator-boot-onstartup-delay-us