Ðþí  AŽ   8  =0   (            ^  <ø                                                      $   rockchip,rk3036-evb rockchip,rk3036          &         !   7Rockchip RK3036 Evaluation board       aliases          =/pinctrl/gpio@2007c000           C/pinctrl/gpio@20080000           I/pinctrl/gpio@20084000           O/i2c@20072000            T/i2c@20056000            Y/i2c@2005a000            ^/mmc@1021c000            d/mmc@10214000            j/mmc@10218000            p/serial@20060000             x/serial@20064000             €/serial@20068000             ˆ/spi@20074000         cpus                                       Œrockchip,rk3036-smp    cpu@f00          šcpu          arm,cortex-a7            ¦            ª                ± s€ B@         Â  œ@         Ð               ×         cpu@f01          šcpu          arm,cortex-a7            ¦           ª               ×            arm-pmu          arm,cortex-a7-pmu            ß       L          M            ê            display-subsystem            rockchip,display-subsystem           ý         timer            arm,armv7-timer                0   ß                              
          'n6       oscillator           fixed-clock         'n6         7xin24m          J             ×         sram@10080000         
   mmio-sram            ¦                                       W             smp-sram@0           rockchip,rk3066-smp-sram             ¦                gpu@10090000          "   rockchip,rk3036-mali arm,mali-400            ¦	           0   ß                                                ^gp gpmmu pp0 ppmmu0         n      @        ~õá          Ð      @      @      	  “bus core            Ÿ               ª      x      	  ­disabled          video-codec@10108000             rockchip,rk3036-vpu          ¦€             ß                  ^vdpu             Ð      Ð     Ü      
  “aclk hclk           ´           Ÿ            iommu@10108800           rockchip,iommu           ¦ˆ             ß       7            Ð      Ð     Ü        “aclk iface          Ÿ              »             ×         vop@10118000             rockchip,rk3036-vop          ¦€   œ         ß       +            Ð      Å      d     Ñ        “aclk_vop dclk_vop hclk_vop           ª      u      v      w        Èaxi ahb dclk            ´           Ÿ            	  ­disabled       port                                       ×      endpoint@0           ¦            Ô   	         ×   #            iommu@10118300           rockchip,iommu           ¦ƒ             ß       +            Ð      Å     Ñ        “aclk iface          Ÿ              »          	  ­disabled             ×         qos@1012d000             rockchip,rk3036-qos syscon           ¦Ð              ×   !      qos@1012e000             rockchip,rk3036-qos syscon           ¦à              ×          qos@1012f000             rockchip,rk3036-qos syscon           ¦ð              ×         interrupt-controller@10139000            arm,gic-400          ä        ù                           ¦�          À     à              ß      	           ×         usb@10180000          2   rockchip,rk3036-usb rockchip,rk3066-usb snps,dwc2            ¦              ß       
            Ð     Á        “otg         
otg                    $          3      €   €   @   @            B   
      	  Gusb2-phy          	  ­disabled          usb@101c0000          2   rockchip,rk3036-usb rockchip,rk3066-usb snps,dwc2            ¦              ß                   Ð     Â        “otg         
host            B         	  Gusb2-phy          	  ­disabled          ethernet@10200000            rockchip,rk3036-emac             ¦     @          ß                  Q            Ð     Ì      ˜      —        “hclk macref macclk          n      ™        ^              u   d        rmii            ­okay            ˆ           Œ   
        Ÿ                 ¯default         ½         mdio                                 ethernet-phy@0           ¦             ×               mmc@10214000          0   rockchip,rk3036-dw-mshc rockchip,rk3288-dw-mshc          ¦!@   @         '<4`        Ç<4`         Ð     È      D        “biu ciu         Õ            ß                   ª      Q        Èreset         	  ­disabled          mmc@10218000          0   rockchip,rk3036-dw-mshc rockchip,rk3288-dw-mshc          ¦!€   @         Ç<4`          Ð     É      E      s      w        “biu ciu ciu-drive ciu-sample            Õ            ß                   ª      R        Èreset         	  ­disabled          mmc@1021c000          0   rockchip,rk3036-dw-mshc rockchip,rk3288-dw-mshc          ¦!À   @          ß                  à            ê        '<4`        Ç<4`          Ð     Ë      G      u      y        “biu ciu ciu-drive ciu-sample             ü                      rx-tx           Õ                     #        ¯default         ½                  ª      S        Èreset         	  ­disabled          i2s@10220000          (   rockchip,rk3036-i2s rockchip,rk3066-i2s          ¦"    @          ß       3           “i2s_clk i2s_hclk             Ð      R     Î                             tx rx           ¯default         ½           1          	  ­disabled          nand-controller@10500000          (   rockchip,rk3036-nfc rockchip,rk2928-nfc          ¦P    @          ß                   Ð     Å      L        “ahb nfc         n      L        ~ðÑ€        ½                             ¯default       	  ­disabled          clock-controller@20000000            rockchip,rk3036-cru          ¦                Ð           “xin24m          Q           J           B           n              ~#g¸€         ×         syscon@20008000       &   rockchip,rk3036-grf syscon simple-mfd            ¦  €                                      ×      usb2phy@17c          rockchip,rk3036-usb2phy          ¦  |             Ð      ]        “phyclk          7usb480m_phy         n      ¡        ^           J          	  ­disabled             ×      host-port            ß       5         
  ^linestate           O          	  ­disabled             ×         otg-port          $   ß       #          3          4           ^otg-bvalid otg-id linestate         O          	  ­disabled             ×   
         power-controller          !   rockchip,rk3036-power-controller            Z                                      ×      power-domain@3           ¦            Ð      Å     Ñ      d        n           Z          power-domain@4           ¦            Ð      Ð     Ü        n            Z          power-domain@5           ¦            Ð      @        n   !        Z             reboot-mode          syscon-reboot-mode          u  Ø        |RBÃ         ˆRBÃ        –RBÃ	        ¦RBÃ         audio-codec@20030000             rockchip,rk3036-codec            ¦     @         “acodec_pclk          Ð     q        Q           1          	  ­disabled          hdmi@20034000            rockchip,rk3036-inno-hdmi            ¦ @   @          ß       -            Ð     h      d      	  “pclk ref            Q           ¯default         ½   "        1          	  ­disabled       ports                                port@0           ¦       endpoint            Ô   #         ×   	         port@1           ¦               timer@20044000        ,   rockchip,rk3036-timer rockchip,rk3288-timer          ¦ @              ß                   Ð     a           “pclk timer        pwm@20050000          (   rockchip,rk3036-pwm rockchip,rk2928-pwm          ¦              ²            Ð     ^        ¯default         ½   $      	  ­disabled          pwm@20050010          (   rockchip,rk3036-pwm rockchip,rk2928-pwm          ¦             ²            Ð     ^        ¯default         ½   %      	  ­disabled          pwm@20050020          (   rockchip,rk3036-pwm rockchip,rk2928-pwm          ¦              ²            Ð     ^        ¯default         ½   &      	  ­disabled          pwm@20050030          (   rockchip,rk3036-pwm rockchip,rk2928-pwm          ¦  0           ²            Ð     ^        ¯default         ½   '      	  ­disabled          i2c@20056000          (   rockchip,rk3036-i2c rockchip,rk3288-i2c          ¦ `             ß                                            “i2c          Ð     M        ¯default         ½   (        ­okay       rtc@51           haoyu,hym8563            ¦   Q        J            7xin32k           i2c@2005a000          (   rockchip,rk3036-i2c rockchip,rk3288-i2c          ¦               ß                                            “i2c          Ð     N        ¯default         ½   )      	  ­disabled          serial@20060000       &   rockchip,rk3036-uart snps,dw-apb-uart            ¦               ß                  ½           Ç           'n6          Ð      M     U        “baudclk apb_pclk            ¯default         ½   *   +   ,      	  ­disabled          serial@20064000       &   rockchip,rk3036-uart snps,dw-apb-uart            ¦ @             ß                  ½           Ç           'n6          Ð      N     V        “baudclk apb_pclk            ¯default         ½   -      	  ­disabled          serial@20068000       &   rockchip,rk3036-uart snps,dw-apb-uart            ¦ €             ß                  ½           Ç           'n6          Ð      O     W        “baudclk apb_pclk            ¯default         ½   .        ­okay          i2c@20072000          (   rockchip,rk3036-i2c rockchip,rk3288-i2c          ¦               ß                                            “i2c          Ð     L        ¯default         ½   /      	  ­disabled          spi@20074000             rockchip,rk3036-spi          ¦ @             ß                   Ð      A     R        “spiclk apb_pclk                     	        tx rx           ¯default         ½   0   1   2   3                                	  ­disabled          dma-controller@20078000          arm,pl330 arm,primecell          ¦ €   @          ß                             Ô            ß         ú         Ð      Â      	  “apb_pclk             ×         pinctrl          rockchip,rk3036-pinctrl         Q                                     W   gpio@2007c000            rockchip,gpio-bank           ¦ À             ß       $            Ð     @                 !            ä        ù         gpio@20080000            rockchip,gpio-bank           ¦               ß       %            Ð     A                 !            ä        ù         gpio@20084000            rockchip,gpio-bank           ¦ @             ß       &            Ð     B                 !            ä        ù            ×         pcfg-pull-default            -         ×   5      pcfg-pull-none           C         ×   4      pwm0       pwm0-pin            P              4         ×   $         pwm1       pwm1-pin            P             4         ×   %         pwm2       pwm2-pin            P             4         ×   &         pwm3       pwm3-pin            P             4         ×   '         sdmmc      sdmmc-clk           P            4      sdmmc-cmd           P            5      sdmmc-cd            P            5      sdmmc-bus1          P            5      sdmmc-bus4        @  P            5            5            5            5         sdio       sdio-bus1           P             5      sdio-bus4         @  P             5             5             5             5      sdio-cmd            P             5      sdio-clk            P       	      4         emmc       emmc-clk            P            4         ×         emmc-cmd            P            5         ×         emmc-bus8         €  P            5            5            5            5            5            5            5            5         ×            nfc    flash-ale           P             5         ×         flash-bus8        €  P            5            5            5            5            5            5            5            5         ×         flash-cle           P            5         ×         flash-csn0          P            5         ×         flash-rdn           P            5         ×         flash-rdy           P            5         ×         flash-wrn           P            5         ×            emac       emac-xfer         €  P      
      5            5            5            5            5            5            5            5         ×         emac-mdio            P            5            5         ×            i2c0       i2c0-xfer            P              4             4         ×   /         i2c1       i2c1-xfer            P             4             4         ×   (         i2c2       i2c2-xfer            P            4            4         ×   )         i2s    i2s-bus       `  P             5            5            5            5            5            5         ×            hdmi       hdmi-ctl          @  P            4      	      4      
      4            4         ×   "         uart0      uart0-xfer           P             5             4         ×   *      uart0-cts           P             5         ×   +      uart0-rts           P             4         ×   ,         uart1      uart1-xfer           P            5            4         ×   -         uart2      uart2-xfer           P            5            4         ×   .         spi-pins       spi-txd         P            5         ×   0      spi-rxd         P            5         ×   1      spi-clk         P             5         ×   2      spi-cs0         P            5         ×   3      spi-cs1         P            5            memory@60000000          šmemory           ¦`   @            	#address-cells #size-cells compatible interrupt-parent model gpio0 gpio1 gpio2 i2c0 i2c1 i2c2 mshc0 mshc1 mshc2 serial0 serial1 serial2 spi enable-method device_type reg resets operating-points clock-latency clocks phandle interrupts interrupt-affinity ports arm,cpu-registers-not-fw-configured clock-frequency clock-output-names #clock-cells ranges interrupt-names assigned-clocks assigned-clock-rates clock-names power-domains status iommus #iommu-cells reset-names remote-endpoint interrupt-controller #interrupt-cells dr_mode g-np-tx-fifo-size g-rx-fifo-size g-tx-fifo-size phys phy-names rockchip,grf assigned-clock-parents max-speed phy-mode phy phy-reset-duration phy-reset-gpios pinctrl-names pinctrl-0 max-frequency fifo-depth bus-width cap-mmc-highspeed disable-wp dmas dma-names mmc-ddr-1_8v non-removable #sound-dai-cells #reset-cells #phy-cells #power-domain-cells pm_qos offset mode-normal mode-recovery mode-bootloader mode-loader #pwm-cells reg-shift reg-io-width #dma-cells arm,pl330-broken-no-flushp arm,pl330-periph-burst gpio-controller #gpio-cells bias-pull-pin-default bias-disable rockchip,pins 